Sari la conținut
eiz
Verilog by Example: A Concise Introduction for FPGA Design, Paperback/Blaine Readler
elefant.ro

Verilog by Example: A Concise Introduction for FPGA Design, Paperback/Blaine Readler

129,04 RONpreț anterior: 144,99 RONeconomisești 15,95 RON

Preț verificat la

Vezi pe elefant.ro (se deschide în filă nouă)

Link afiliat — comisionul nu schimbă prețul tău. Cum funcționăm

Istoric de preț

Cel mai mic preț de când îl urmărim (23 zile)

129,04 RON

11% față de maxim
max 144,99 RONmin 129,04 RON
30 iun.9 iul.

2 prețuri observate · urmărit din 30 iunie 2026

Detalii

Brand
Full ARC Press
Categorie
Foreign Books
Magazin
elefant.ro

Descriere de la elefant.ro

Contributor(s): Author: Blaine Readler A practical primer for the student and practicing engineer already familiar with the basics of digital design, the reference develops a working grasp of the verilog hardware description language step-by-step using easy-to-understand examples. Starting with a simple but workable design sample, increasingly more complex fundamentals of the language are introduced until all major features of verilog are brought to light. Included in the coverage are state machines, modular design, FPGA-based memories, clock management, specialized I/O, and an introduction to techniques of simulation. The goal is to prepare the reader to design real-world FPGA solutions. All the sample code used in the book is available online. What Strunk and White did for the English language with "The Elements of Style," VERILOG BY EXAMPLE does for FPGA design.

Mai multe de la elefant.ro

Vezi magazinul